Document Type : Review Article

Author

1 Department of Microelectronics and Microsensors IETR, UMR, University of Rennes 1, Rennes, 35042, France

2 National Coordination for Education in Microelectronics, GIP-CNFM, Grenoble, 38016, France

Abstract

Microelectronic technologies have progressively shifted to nanotechnologies thanks to a permanent decrease in the size of elementary devices over the last 50 years. This evolution has been achieved by decreasing the lateral dimensions of the devices, and the thicknesses of the layers involved in the architecture of the devices. The minimum dimensions have today reached the size of several atoms. New concepts are introduced to better control the fabrication processes and, therefore, the electrical properties of circuits and systems. In parallel, the application spectrum of microelectronics has been broadened, which allows developing complete integrated systems such as connected objects, which also broadens the necessary skills of designers in a multidisciplinary manner. Research and industry therefore have a strong need for such skills and competences. As a consequence, Higher education must continuously adapt to meet these needs. This approach requires the existence of technological platforms, which are becoming more and more expensive due to the increasing complexity of the technology and which must be shared. In France, a national network was created and organized in this way. Based on several examples of the activities of the French common centers, this paper presents how to maintain a high scientific level and skills based on the knowledge and know-how of future engineers and researchers.

Keywords

1.Moore, G.E.;Cramming more components onto integrated circuits,
Electronics Magazine, 1965,38,114.

2.Swaminathan,M.; Pettit, J.M.; Oral presentation at 3rd System
Integration Workshop(2011), http://www.ipc.gatech.edu/
workshop/2011/madhavan.pdf

3.Strategic research agenda of EPOSS -the European technology
platform on smart systems integration, http://www.smart-systems-
integration.org/public/documents/publications, 2018.

4.Mele, D.; Mehdhbi, S.;Fadil, D.; Wei Wei, Ouerghi, A.; Lepilliet,
S.; Happy, H.; Pallecchi, E.; Graphene FETs Based on High
Resolution Nanoribbons for HF Low Power Applications, 2018, 14,
133.
 
Advanced Materials Proceedings
5.Batude,P.;et al., Demonstration of low temperature 3D sequential
FDSOI integration down to 50nm gate length, Symposium on VLSI
Technology Digest of Technical Papers, 2011, pp. 158-159.

6.Mehrotra, S.; Kim, SungGeun; KubisT.; PovolotskyiM.;
Lundstrom, M.; Klimeck, G.; “Engineering Nanowire n-MOSFETs
at L-g < 8 nmBirck and NCN Publications.Paper 1428.
http://docs.lib.purdue.edu/nanopub/1428, 2013).

7.Ilatikhameneh,H.;Ameen,T.A.; Novakovic, T.; Tan, Y.P.;
Klimeck, G.; Rahman,R.; Saving Moore’s Law Down to 1 nm
Channels with Anisotropic Effective Mass.

8.Chaker, A.; Gonon, P.; Vallée, C.; Bsiesy, A.; Appl. Phys. Lett.,
2017,110,243501.

9.Bottoms,B.; System Level Design and Simulation for
Heterogeneous Integration Electronic Design Process Symposium,
SEMI, Milpitas, Sept. 2122, California (USA), 2017.

10.Te-Kuang Chiang, A New Short-Channel-Effect-Degraded
Subthreshold Behavior Model for Double-Fin Multichannel FETs
(DFMcFETs), IEEE Transactions on Nanotechnology2017.

11.Li,Yan;Goyal,Deepak;Editors, 3D Microelectronic Packaging:
From Fundamentals to Applications, Springer, 2017.

12.Bonnaud, O.;Fesquet,L.; Trends in Nanoelectronic Education.
From FDSOI and FinFET Technologies to Circuit Design
Specifications; in Proc. of EWME 2014,Tallinn (Estonia), 14th-
16th May, 2014, Proc. PS02_02_P0035n

13.Simonite,T.;Moore’s law is dead. Now what?
https://www.technologyreview.com/s/601441/moores-law-is-dead-
now-what/, May 13, 2016.

14.Bonnaud, O.;Fesquet,L.;Practice in microelectronics education as
a mandatory complement to the future numeric-based pedagogy: a
strategy of the French national network, In Proc. EWME’2016.
Southampton (UK), May 2016, pp.1-8.

15.Bonnaud,O.;ECS Transactions,2019,90, 3.

16.CNFM: Coordination Nationale de Formation à la
Microélectronique et au Nanotechnologies (National coordination
for education in microelectronics and nanotechnologies,
http://www.cnfm.fr(last connection June 2019).

17.Bonnaud, O.;Fesquet,L.;“Communicating and smart objects:
multidisciplinary topics for the innovative education in
microelectronics and its applications,” Proc. of 15th International
Conf. Information Technology Based Higher Education and
Training, IEEE Press, August 2015, pp.1-5.

18.Bonnaud,O.;International Journal of Plasma Environmental
Science & Technology,2016,10,115.

19.Bonnaud, O.; Fesquet, L.; Proc. of Engineering and Technology
Innovation, PETI,2018, 9,01.

20.Fox, A.; Proc. of ACM, 2013,56,38.

21.Bonnaud, O.;Fesquet,L.;MOOC and the Practice in electrical and
information engineering: complementary approaches,Proc. of 16th
International Conf. Information Technology Based Higher
Education and Training, IEEE Press ITHET’2016, Istanbul
(Turkey), 8-10 September 2016, pp.1-4.

22.Bonnaud,O.; Increasingly needs of practice and know-how in
Higher Education in the new Information Technology environment:
Case of the microelectronics and nanotechnologies, Proc. of 17th
International Conf. Information Technology Based Higher
Education and Training, ITHET’2017, Ohrid (Macedonia), 10-12
July 2017.

23.Bonnaud,O.;Rey, G.; The French microelectronics training
network supported by industry and education ministries,Proc. of
IEEE Int. Conf. on Microelectronic Systems Education (MSE'97),
July 1997,pp.121-122.

24.Bonnaud, O.; Gentil, P.; Bsiesy,A.;Retailleau, S.; Dufour-Gergam,
E.; Dorkel,J. M.;“GIP-CNFM: a French education network
moving from microelectronics to nanotechnologies,” Proc. of IEEE
Global Engineering Education Conference, IEEE Press, April 2011,
pp.122-127.

25.ACSIEL Alliance Electronique: “components and systems alliance
for electronics industry in France,”
http://www.acsiel.fr/en-
GB/index.aspx
.(last connection June 2019).
26.Nano-Innov program presented by Ministry of Higher Education,
MESR,http://www.enseignementsup-recherche.gouv.fr/.../nano-
innov-un-plan-en-faveur-des-nanotechnologies.html,5th May
2009. ANR N° 2009 RTB+ 003 02.

27.FINMINA (Formations Innovantes en Microélectronique et
Nanotechnologies): see website of CNFM, IDEFI project: ANR-11-
IDFI-0017.

28.Bonnaud,O.; Fesquet, L.; Nouet, P.; Mohammed-Brahim, T.;
“FINMINA: a French national project to promote Innovation in
Higher Education in Microelectronics and Nanotechnologies”,
Proc. of 14thInternational Conf. Information Technology Based
Higher Education and Training (ITHET’2014) York, Proc. loaded
at http://www.york.ac.uk/ conferences/ithet2014/ paper 74 session
2.

29.Bonnaud, O.;Bsiesy, A.; Fesquet, L.; Pradarelli, B.; IDEFI-
FINMINA: AFrench educative project for the awareness,
innovation and multidisciplinarity in microelectronics, Proc. of
EAEEIE’2017 conference IEEE explore, Grenoble (France), 7-9
June 2017, 4 pages.

30.IDEFI, Initiative D’Excellence pour la Formation Innovante:
http://www.agence-nationale-recherche.fr/investissements davenir
/AAP-IDEFI-2011.html

31.Wei Wei, Deokar,G.;Belhaj,M.;Happy H.; et al., in Proc. 44th
European Microwave Conference (EuMC), October 2014.

32.Lai,Y.S.;Tu,C.H.;Kwong D.L.;Applied Physics Letters,2005,
87,122101.

33.Chuan Wang et al.;Nano Letters,2012, 12,1527.

34.Demami,F.; Ni, L.; Rogel,R.;Salaun,A.C.;Pichon, L.; Procedia
Engineering, Elsevier, 2010,5,351.

35.Landesman,J. P.;Pichon, L.; Gouttefangeas, F.; Manipulation de
nanofils de silicium à partir de nano robots, J3eA,, 2017,16, 1010.

36.Pichon, L.; “Chemical sensor and nanoscale analysis”,14th Nano
and Micro Systems Workshop (NAMIS),July 4-6, Twente, 2016.

37.Dimitrakis,P.; Normand,P.;Tsoukalas,D.;Silicon nanocrystal
memories in Silicon Nanophotonics, Ed. L. Khriachtchev, Taylor &
Francis group, 2008.

38.Grisolia,J.; Ben Assayag, G.; Diaz, R.; Duprat,Ch.;Guerin, F.;
Capello,C.; Rouabhi, C.; Gessinn F.; et M. Respaud, Nanocrystals
inside: Fabrication de composants mémoires MOS à base de
nanocristaux de silicium, J3eA, 2014, 13,0008.

39.Ajayan, P. M.; Chem. Rev.,1999, 99,1787.

40.C2N: https://www.c2n.universite-paris-saclay.fr/(last connection
June2019).

41.Baibich, M. N.; Broto, J. M.; Fert, A.; Nguyen Van Dau,F.;
Petroff,F.;Etienne, P.; Creuzet, G.; Friederich, A.; Chazelas, J.;
Physical Review Letters,1988, 61,2472.

42.Bonnaud, O.;Fesquet, L.;A Prospective on Education of New
Generations of devices in the FDSOI and FinFETTechnologies:
from the technological process to the Circuit Design Specifications,
Proc. of IEEE Microelectronics Technology and Devices, 2014.